AbstractÐA new multiple-cell square-type layout design is proposed to realize the large-dimension output transistors for submicron low-voltage CMOS ICs. By using this layout design, the layout area of CMOS output buers can be eectively reduced 30±40% with respect to the traditional ®n-ger-type layout. The drain-to-bulk parasitic capacitance of the output transistors is also reduced 40% by this square-type layout. Experimental results in a 0.6 mm CMOS process have shown that the maximum driving (sinking) capability per unit layout area of a CMOS output buer realized by the proposed multiple-cell square-type layout is improved 54% (34%) more than that by the traditional ®nger-type layout. The human-body-model (machine-model) ESD robustness per unit layout area of the CMOS output buer realized by the proposed multiple-cell square-type layout is increased 25.2% (17.3%) as comparing to that by the traditional ®nger-type layout. #
INTRODUCTION
In submicron low-voltage CMOS technology, VDD had been scaled down to save power consumption and to provide better device reliability. To oer enough output driving/sinking currents as well as to provide stronger ESD reliability, the W/L ratios of output transistors are often enlarged up to several hundreds. But in the high-integration applications, especially in the high-pin-count and pad-limited CMOS VLSI, the layout area available for each output pad with output buer including latchup guard rings is seriously limited. So, an area-ecient output buer with high driving capability and high ESD robustness is strongly required in submicron CMOS technology.
In 1989, Baker proposed a wae-type layout to enhance ESD hardness of NMOS output transistor [1] . The wae-type layout had been shown to oer better ESD protection capability than that in the ®nger-type layout within the same layout area. In 1992, Vemuru made a comparison between the ®nger-type and wae-type layout [2] . He found that wae-type layout contributes about 10% area reduction to that of ®nger-type, as well as the waetype layout produces lower gate resistance suitable for wide-band or low-noise applications. The schematic wae-type layout style is shown in Fig. 1 , where the drain and the source of an NMOS have the same layout spacing from the contact to the poly gate.
Recently, some eorts have contributed to investigate the relations between the layout parameters and ESD hardness of submicron CMOS devices. It had been found that the spacing from the drain contact to the edge of gate oxide is an important layout parameter to aect ESD reliability of CMOS devices [3±5] . A larger spacing from the drain contact to the gate-oxide edge leads to a higher ESD robustness. This minimum spacing was found to be about 5±6 mm in the submicron CMOS technologies to sustain better ESD protection without much increasing the layout area. But in the wae-type layout, the spacings from both the source contact and the drain contact to the edge of gate oxide are required to be equal. In the traditional ®nger-type layout, the spacing from the drain contact to the gate-oxide edge can be dierent to the spacing from the source contact to the gate-oxide edge. Due to this spacing constraint on the drain contact to its gate-oxide edge for ESD-reliability consideration, the wae-type layout becomes to occupy more layout area than the traditional ®nger-type layout under the same W/L ratio.
In this paper, a new layout design is proposed to realize CMOS output transistors in a smaller layout area but with a higher driving capability and better ESD robustness [6] .
TRADITIONAL FINGER-TYPE LAYOUT
The traditional ®nger-type layout for an NMOS device is shown in Fig. 2 . Its cross-sectional view along the line A±A' in Fig. 2 is shown in Fig. 3 , which is demonstrated in a p-substrate CMOS process. In Fig. 2 , a large-dimension NMOS device is separated as four parallel small-dimension NMOS devices. The spacing from the drain contact to the poly-gate edge is marked as``d''. The spacing from the source contact to the poly-gate edge is marked as``S''. For better ESD robustness of CMOS output buer in submicron CMOS technologies, this`d '' spacing is found to be about 5±6 mm [3±5] . But, the``S'' spacing has no important eect on the ESD reliability of CMOS output buer. This``S'' spacing is often used as 1 mm in the practical layout. Outside the source region, there are two latchup guard rings surrounding the whole NMOS device. One is a P+ diusion connected to ground (GND) to oer the substrate bias. The other is an N+ diusion connected to VDD as a dummy collector to prevent CMOS latchup.
But in the traditional ®nger-type layout, there is an important spacing denoted as``G 0 '' in Fig. 2 , which often degrades the ESD robustness of the CMOS output buer. To explain this``G 0 '' spacing, a schematic cross-sectional view along the line B±B' is shown in Fig. 4 . In Fig. 4 , there exists a parasitic diode D1 between the P+ diusion (connected to GND) and the N+ diusion of the drain. The spacing from the edge of P+ diusion to the edge of drain N+ diusion is marked as``G 0 ''. If this spacing is smaller than that of the drain contact to its source contact, the diode D1 will be ®rst broken down due to the ESD peak-discharging eect before the NMOS drain is broken down [7] . Thus, with the consideration of ESD reliability, this G 0 spacing has better to be greater than the spacing from the drain contact to the source contact. But with a wider spacing G 0 , the total layout area will be increased. A practical layout example of a CMOS output buer realized by the ®nger-type layout in a 0.6 mm CMOS process is shown in Fig. 5 , where the device dimension (W/L) of the output NMOS (also PMOS) is 500/1.0 (mm/mm) and the layout area including the latchup guard rings for the output NMOS (also PMOS) is 117.4 Â 82 mm 2 . The total layout area of an NMOS transistor in the ®nger-type layout including two latchup guard rings can be calculated by the following equations. In the TSMC (Taiwan semiconductor manufacturing company) 0.6 mm SPDM (single±poly±double-metal) design rules, the channel width``w'' of each ®nger in the ®nger-type layout is speci®ed to be between 25 to 50 mm. The total layout area of an ®nger-type NMOS transistor with double guard rings is:
where L is the channel length (mm); W is the total channel width (mm); w is the channel width of each poly-gate ®nger (mm); d is the spacing from the drain contact to poly-gate edge (mm); s is the spacing from the source contact to poly-gate edge (mm); c is the width of a contact (mm); G 1 is the spacing of the double guard rings (mm); and G 0 is the spacing from the drain N+ diusion to the P+ diusion guard ring (mm).
The total number of poly-gate ®ngers in the whole NMOS layout is W/w = N, where N must be an integer. The total layout area of the drain N+ diusion can be obtained as The total perimeter of the drain region (N+ diusion) in the whole NMOS layout is
The dierent width (w) of poly-gate ®ngers will result in a dierent layout area of a ®nger-type NMOS. The minimum layout area of the ®nger-type NMOS can be found by the following equations.
N r 0, the total layout area has its minimum value. The N to meet this minimum value is
N must be an integer, and the value of W/N is between 25±50 mm. Putting the N into Equation (1), the minimum layout area of a ®nger-type NMOS transistor can be calculated and used as the reference of comparison in the next section.
MULTIPLE-CELL SQUARE-TYPE LAYOUT

Square-type layout design
To reduce layout area for cost saving and to overcome the parasitic diode D1 in the traditional ®nger-type layout of CMOS output transistors, a multiple-cell square-type layout design is proposed. The schematic multiple-cell square-type layout of an output NMOS is shown in Fig. 6 . The schematic cross-sectional view along the line A±A' in Fig. 6 is also the same as that shown in Fig. 3 . This multiple-cell square-type layout can be implemented in any CMOS or BiCMOS technologies. It can be also used to implement PMOS devices. In Fig. 6 , there are four small-dimension square cells to form a large-dimension NMOS device. Each small-dimension square cell is identical to each other. The black square region in the center of a square cell is the drain contact of the NMOS device. The poly gate in each square cell is also drawn in a square ring. The N+ diusion of the source region is also drawn in a square shape and surrounds the gate and the drain region. The contacts at the source region are placed in a square-shape arrangement. Outside the NMOS device, there is a P+ diusion connected to ground to oer the substrate bias. This P+ diusion surrounds the whole NMOS device. Besides, an N+ diusion surrounding this P+ diusion and connected to VDD works as latchup guard ring. All the layout elements in a square cell, including the contacts, have to be placed as symmetrical as possible to ensure uniform ESD current¯ow in the NMOS device so as to increase its ESD reliability. An NMOS device with a larger device dimension can be assembled by a plurality of the square cells.
A typical CMOS output buer realized by the proposed square-type layout design in a 0.6 mm CMOS process is shown in Fig. 7 , where the largedimension output NMOS (also PMOS) is assembled by 15 square cells. The total device dimension (W/ L) of the output NMOS (also PMOS) in Fig. 7 is 600/1.0 (mm/mm) and the layout area including the latchup guard rings for the output NMOS (also PMOS) is only 119.4 Â 87.7 mm 2 . By using this proposed multiple-cell square-type layout design, there is no``G 0 '' spacing in the square-type layout. The layout area due to the wider``G 0 '' spacing in the traditional ®nger-type layout can be saved. Moreover, there is no parasitic diode D1 to directly close to the edge of the drain region in the multiple-cell square-type layout, so the ESD robustness of output devices is not degraded by the ESD peakdischarging eect in the ®nger-type layout as shown in Fig. 4 . In the square-type layout, the total layout area of the output NMOS transistor can be calculated as:
where L is the channel length (mm); W is the total channel width of the NMOS device (mm); w = 4(2d + c) is the channel width of a single square cell (mm); d is the spacing from the drain contact to the poly-gate edge (mm); S is the spacing from the center of source contact to the poly-gate edge (mm); c is the width of the square drain contact in the square cell (mm); G 1 is the total spacing of double guard rings (mm); M is the number of square cells in the column direction of the whole NMOS layout; and N is the number of square cells in the row direction of the whole NMOS layout.
The total number of the square cells in a whole NMOS layout is M Â N. The total diusion area of the drain region (N+ diusion) is
The total diusion perimeter of the drain region (N+ diusion) is PD square W mmX 9
Comparison between the square-type and ®nger-type layouts
To verify the layout eciency, comparison on the total layout area of an NMOS transistor between the traditional ®nger-type layout and the multiplecell square-type layout under the same spacing``d'' of 5 mm is shown in Fig. 8(a) . The total layout area includes the spacing``G 1 '' of 10.3 mm (the spacing of double latchup guard rings) in both the traditional ®nger-type layout and the square-type layout. In the square-type layout, the edge``C'' of drain contact is 2 mm. In Fig. 8(a) , the area of the square-type layout with a larger device channel width is signi®cantly reduced as compared to that of the ®nger-type layout. For example, the total layout area of an NMOS with a device dimension (W/ L) of 432/0.8 (mm/mm) in the ®nger-type layout is 6982 mm 2 , but that in the square-type layout is only 4789 mm 2 . This shows the excellent area-saving eciency of the proposed multiple-cell square-type layout about 30% reduction, as comparing to the ®nger-type layout. When the spacing of``d'' is more larger, the output buer transistor realized by the square-type layout can save much more area than that realized by the ®nger-type layout. Figure 8(b) shows the relations between the device channel width and the percentage of layout area ratio (square-type to ®nger-type) with dierent layout parameters of``d''. In Fig. 8(b) , the square-type device has a much smaller layout area as compared to the ®nger-type device while the spacing``d'' or the channel width is increased. This comparison obviously con®rms the excellent advantage of the reduction on the layout area in this proposed multiple-cell square-type layout design. Moreover, the drain-to-bulk parasitic capacitance at the output node is also reduced by this multiplecell square-type layout. Figure 9 (a) shows a comparison of the total drain capacitance between the ®nger-type and the square-type layout under the same spacing d of 5 mm. The drain parasitic capacitance in the square-type layout is only about 65% of that in the ®nger-type layout with the same device dimension. The ratio (square-type to ®nger-type) of the drain capacitance under dierent spacing``d'' is shown in Fig. 9(b) . The capacitance ratio is independent to the device channel width, but dependent to the spacing``d''. It is clearly shown that the drain capacitance of an NMOS device realized by the square-type layout can be signi®cantly reduced about 30±45% as compared to that by the ®nger-type layout. With a lower drain capacitance, this square-type layout is more suitable for CMOS output buer in high-speed or high-frequency applications.
EXPERIMENTAL RESULTS
One set of output buers with dierent W/L ratios in the ®nger-type layout and the square-type layout has been designed and fabricated in a 0.6 mm CMOS process. A microphotograph of the fabricated CMOS output buer in the multiple-cell square-type layout is shown in Fig. 10. 
Output driving/sinking capability
The driving/sinking capability of a CMOS output buer can be monitored by measuring the I±V curves of the output NMOS and PMOS. The drain current of the output NMOS (PMOS) is measured under the bias of V ds =3 V (À3 V) and V gs =3 V (À3 V) with its source grounded. The measured results of the sinking/driving current of the output NMOS and PMOS in the square-type and the ®n-ger-type layout are shown in Figs 11 and 12 , respectively. Figure 11(a) shows the dependence of the drain current on the channel width of the output NMOS in both the ®nger-type and square-type layouts. Figure 11(b) shows the relation between the drain current and the layout area of the output NMOS in both the ®nger-type and square-type layouts. From Fig. 11 , the maximum NMOS sinking current density per unit layout area is about 12.13 (9.04) mA/mm 2 for the output buer in the squaretype (®nger-type) layout. The maximum sinking current per unit layout area of the output NMOS in the multiple-cell square-type layout is improved about 34.2% more than that in the traditional ®n-ger-type layout.
Figure 12(a) shows that the drain current of the square-type layout almost linearly increases while the channel width of the output PMOS is increased. The dependence of the drain current of the output PMOS in both the square-type and ®nger-type layouts on the total layout area is shown in Fig. 12(b) . The maximum PMOS driving current per unit layout area is about 5 (3.24) mA/mm 2 for the output PMOS in the square-type (®nger-type) layout. From the measured datas, the maximum driving capability per unit layout area of the output PMOS in the multiple-cell square-type layout is improved about 54.3% more than that in the traditional ®n-ger-type layout. 
Output ESD robustness
The human-body-model (HBM) and machinemodel (MM) ESD testing results of a CMOS output buer in the ®nger-type and square-type layouts are listed in Table 1 . Thus, the square-type layout provides an increase of 25.2 (17.3)% in the HBM (MM) ESD robustness per unit layout area, as comparing to the ®nger-type layout. This has veri®ed that the multiple-cell square-type layout can enhance the uniform ESD current distribution among the multiple cells of the output transistor to eectively improve its ESD robustness with a smaller layout area.
Discussion
In [7] , an alternative layout design with the multiple-cell octagon-type structure had been proposed to improve ESD robustness and driving capability of CMOS output buers. The experimental results had shown that the output driving (sinking) current per unit layout area of the octagon-type output buffer is 47.7% (34.3%) more than that of the ®nger-type output buer, and the HBM (MM) ESD robustness per unit layout area of the output buer is 41.5% (84.6%) more than that of the ®nger-type output buer [7] . With relative comparison to the ®nger-type layout, this square-type layout provides a somewhat higher driving capability than that of the octagon-type layout in per unit layout area. But, the octagon-type layout can sustain about 1.6 times (4.9 times) higher HBM (MM) ESD stress than the square-type layout in per unit layout area. Because there are many P+ islands (N+ islands) connected to VSS (VDD) among the multiple cells of the octagon-type output NMOS (PMOS) to uniformly provide the p-substrate (n-well) bias [7] , the uniform turn-on behavior among the multiple cells of the output buer is further enhanced by the octagon-type layout. Thus, the octagon-type layout performs a much better ESD robustness per unit layout area than the square-type layout, especially in the machine-model ESD events with the faster ESD transition. However, the P+ islands (N+ islands) in the octagon-type output NMOS (PMOS) occupy some extra layout area, and they need a CMOS process with three metal layers to realize the output buers in such octagon-type layout structure. The octagon-type layout is also more complex and dicult to be drawn than the square-type layout. So, the square-type layout is generally more suitable for the consumer ICs to save silicon area, which are fabricated by the CMOS process with only two metal layers.
CONCLUSION
With theoretical calculation and experimental veri®cation, a multiple-cell square-type layout design has been successfully used to realize the output transistors in submicron CMOS ICs with higher driving capability and better ESD robustness in per unit layout area. By applying this square-type layout to the CMOS output buers, the total layout area of a high-pin-count and pad-limited chip can be signi®cantly reduced. The drain-to-bulk parasitic capacitance at the output pad is also reduced by this square-type layout. This multiple-cell squaretype layout design can be applied to realize the devices in both the output buers and the input ESD protection circuits for submicron CMOS ICs to save silicon area in the high-density, high-speed, and high-reliability applications. 
